The State of 450mm Wafers. And Intel Gossip
Paul Farrar, the General Manager of the Global 450mm Consortium (G450C) presented at the SEMI ISS conference today. What is G450C, it is a public-private consortium to develop a cost-effective 450mm wafer fabrication infrastructure, develop equipment prototypes and coordinate the industry move to 450mm. It is located in Albany New York and its main partners are Intel, TSMC, Samsung, GlobalFoundries, IBM and the state of New York. The current plans call for work to take place over the next 3 or 4 years and be ready for volume manufacturing in 2018 or 2019. At the end of last year they had 41 450mm tools either in Albany or at partner companies or at suppliers (tools just means pieces of equipment like a stepper). They have a 45,000 square foot clean room.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- How Much Cost Reduction Will 450mm Wafers Provide
- Why do we need 450mm wafers?
- SiFive HiFive: The Vital Role of Development Boards in Growing The RISC-V Ecosystem + HiFive Premier P550 Update
- Announcing the launch of CHERI Alliance: A unified front against digital threats
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing