The State of 450mm Wafers. And Intel Gossip
Paul Farrar, the General Manager of the Global 450mm Consortium (G450C) presented at the SEMI ISS conference today. What is G450C, it is a public-private consortium to develop a cost-effective 450mm wafer fabrication infrastructure, develop equipment prototypes and coordinate the industry move to 450mm. It is located in Albany New York and its main partners are Intel, TSMC, Samsung, GlobalFoundries, IBM and the state of New York. The current plans call for work to take place over the next 3 or 4 years and be ready for volume manufacturing in 2018 or 2019. At the end of last year they had 41 450mm tools either in Albany or at partner companies or at suppliers (tools just means pieces of equipment like a stepper). They have a 45,000 square foot clean room.
To read the full article, click here
Related Semiconductor IP
- Network-on-Chip (NoC)
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- DVB-S2 Demodulator
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
Related Blogs
- How Much Cost Reduction Will 450mm Wafers Provide
- Why do we need 450mm wafers?
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP