SerDes signal integrity challenges at 28Gbps and beyond
March 29, 2017
Maintaining signal integrity has become increasingly difficult for SerDes designers at 28Gbps, 56Gbps and beyond. After nearly fifty years, NRZ technology continues to pose significant challenges as data rates approach 56Gbps and refreshed standards mandate increased receiver sensitivity (down to 35 mV).
With shorter unit intervals and closing eyes, triggering becomes ever more complex and requires enhanced receiver equalization such as continuous-time-linear equalization and decision feedback equalization to correct. In addition, channel loss and reflections (noise) at increased data rates and noise complicate forward error correction.
To read the full article, click here
Related Semiconductor IP
- 2Gbps LVDS/SVLS Combo Transceiver in TSMC 16nm
- 2.5V GPIO with 2Gbps LVDS RX TX and Analog Cell in GlobalFoundries 65nm LPe
- Camera Combo Receiver - 2.5Gbps 8-Lane - TSMC 28nm HPC
- Camera Combo Receiver - 2.4Gbps 8-Lane - TSMC 28nm HPC
- MIPI D-PHY/sub-LVDS Transmitter - 8-Lane 2.5Gbps - TSMC 28nm HPC+
Related Blogs
- Addressing Signal and Power Integrity for High-Speed Data Center Applications
- Randomization considerations for PCIe Integrity and Data Encryption Verification Challenges
- How Big Is The Analogue/Mixed Signal Market?
- Mixed Signal Success Requires the Voice of Analog Designers
Latest Blogs
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- The Coming NPU Population Collapse
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation