28Gb/s 4 lane high-speed SerDes; UMC 28nm HPC Logic Std/HS process
Overview
28Gb/s 4 lane high-speed SerDes; UMC 28nm HPC Logic Std/HS process
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- MIPI D-PHY Rx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI D-PHY Tx-Only 4 Lanes in UMC (28nm, 22nm)
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process