28Gb/s 4 lane high-speed SerDes; UMC 28nm HPC Logic Std/HS process
Overview
28Gb/s 4 lane high-speed SerDes; UMC 28nm HPC Logic Std/HS process
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process
- Analog part of TX+RX lane operating at 1.25G~8Gbps , UMC 28nm HPC Process
- Low-power, high-speed 11-bit, 8 GSPS SAR ADC - TSMC 28nm HPC+
- MIPI D-PHY Rx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI D-PHY Tx-Only 4 Lanes in UMC (28nm, 22nm)
- MIPI DPHY Rx 4 Lanes - UMC 22ULP 1.8V, North/South Poly Orientation