ADC IP
An ADC IP, or Analog-to-Digital Converter, is an IP block that converts an analog signal into a digital one, as its name implies. It enables a digital chip to interface with the analog world. The output of the ADC is expressed as binary or digital numeric values.
Analog signals are continuous in both time and amplitude, whereas the digital output from an ADC is discrete in nature because the input signal has been sampled.
There are several types of ADCs, each differing in how the conversion is implemented in hardware. One common type is the Flash ADC, known for its extremely high speed and parallel architecture. It consists of multiple comparators, each comparing the input signal against a range of reference voltages. The results are then processed by a logic circuit. Although Flash ADCs are very fast, they are typically large, expensive, and limited in resolution due to their complex parallel design.
Another widely used and modern design is the Successive Approximation Register (SAR) ADC. This type uses digital logic to iteratively approximate the analog input signal. A comparator with a narrow input range, combined with an internal Digital-to-Analog Converter (DAC), refines the estimate step by step. Each approximation is stored in a Successive Approximation Register, enabling efficient and accurate conversion.
Related Articles
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Three ways of looking at a sigma-delta ADC device
- Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
- Save power in IoT SoCs by leveraging ADC characteristics
Related Products
- 12bit, 640Msps Dual channel IQ ADC IP Core
- PVT sensor integrated SAR ADC in 12nm
- 24bit 96KHz Audio Codec low power ADC IP core
- 16bit 100Ksps low power SAR ADC IP core
- 16bit 80Ksps - 256Ksps low power SAR ADC IP core
See all 817 related products in the Catalog
Related News
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- ADC IP - 14-Bit, 4.32 GSps Silicon-Proven: Now Available for Whitebox Licensing with No Royalty
- 16-Bit, 5MSPS SAR ADC IP Core Silicon-Proven: Delivers Superior Dynamic Performance with Flexible Resolution Modes for Next-Generation Applications
- Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP Core with Time-Interleaved Pipeline Architecture Now Available for Whitebox Licensing with No Royalty Fees
The Pulse
- Arteris 技术获理想汽车采用,赋能智能汽车
- 牛芯国产先进工艺 DDR5/LPDDR5 IP双双突破6400Mbps
- TetraMem宣布22纳米多比特RRAM模拟内存计算SoC取得产品研发里程碑
- Rambus推出集成时分复用功能的PCIe® 7.0交换机IP 助力构建可扩展AI与数据中心基础设施
- SiFive 推出第三代 Performance P550 与 P570 IP,树立 RISC-V 高性能新标杆
- M31先进制程动能明确,2026年续拚双位数成长
- SiFive 与 HighTec EDV-Systeme:携手强化 RISC-V 生态系统,助力安全可靠的汽车及工业应用
- 打造RISC-V芯片研发新范式:Andes晶心科技与芯芒科技达成深度战略合作
- 创意电子携手纬颖科技 推动新一代超大规模AI芯片到系统级基础架构
- 芯来科技RISC-V CPU平台成功运行PicoClaw与OpenClaw
- M31携手台积电完成 eUSB2V2 在 N2P 工艺流片,强化先进工艺设计 IP 生态系统
- 从进迭时空K3看RISC-V CPU与Imagination GPU协同:如何构建高性能SoC能力
- 锐成芯微宣布推出面向车规级应用的eFlash IP高可靠性解决方案
- 智原打造基于联电28纳米SST eFlash平台的终端AI IP解决方案
- 北极芯微 dToF深度感测 SoC 采用 Andes晶心 RISC-V处理器 推动智能感测与机器人应用创新