ADC IP
An ADC IP, or Analog-to-Digital Converter, is an IP block that converts an analog signal into a digital one, as its name implies. It enables a digital chip to interface with the analog world. The output of the ADC is expressed as binary or digital numeric values.
Analog signals are continuous in both time and amplitude, whereas the digital output from an ADC is discrete in nature because the input signal has been sampled.
There are several types of ADCs, each differing in how the conversion is implemented in hardware. One common type is the Flash ADC, known for its extremely high speed and parallel architecture. It consists of multiple comparators, each comparing the input signal against a range of reference voltages. The results are then processed by a logic circuit. Although Flash ADCs are very fast, they are typically large, expensive, and limited in resolution due to their complex parallel design.
Another widely used and modern design is the Successive Approximation Register (SAR) ADC. This type uses digital logic to iteratively approximate the analog input signal. A comparator with a narrow input range, combined with an internal Digital-to-Analog Converter (DAC), refines the estimate step by step. Each approximation is stored in a Successive Approximation Register, enabling efficient and accurate conversion.
Related Articles
-
Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
-
Three ways of looking at a sigma-delta ADC device
-
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
-
Save power in IoT SoCs by leveraging ADC characteristics
-
High Speed ADC Data Transfer
Related Products
See all 726 related products in the Catalog
Related News
-
Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
-
ADC IP - 14-Bit, 4.32 GSps Silicon-Proven: Now Available for Whitebox Licensing with No Royalty
-
16-Bit, 5MSPS SAR ADC IP Core Silicon-Proven: Delivers Superior Dynamic Performance with Flexible Resolution Modes for Next-Generation Applications
-
Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP Core with Time-Interleaved Pipeline Architecture Now Available for Whitebox Licensing with No Royalty Fees
-
Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP core Time-Interleaved Pipeline Solution Now Available for Whitebox Licensing with No Royalty
The Pulse
- CAST CAN IP内核客户突破200家
- SmartDV宣布其MIPI® SoundWire® I3S℠ 1.0 IP产品组合已向多家客户提供授权
- Perceptia 更新基于格芯(GlobalFoundries)22FDX工艺平台的 pPLL03 设计套件
- 〈M31法說〉先進製程與權利金雙引擎 2025全年營收維持20%成長目標
- Altera采用Arteris赋能云到边缘应用的智能计算
- 熵碼科技PUFrt技術助力Silicon Labs第三代無線SoC在全球率先通過 PSA Certified Level 4 認證
- SmartDV以领先的半导体设计IP与验证解决方案持续深耕亚洲市场
- Arteris与阿里巴巴达摩院深化合作,加速高性能RISC-V SoC设计
- Perceptia 基于格芯22FDX工艺的 pPLL08W初期性能测试报告正式发布
- 聯電推出55奈米BCD平台 提升行動裝置、消費性電子與汽車應用的電源效率
- ChipAgents完成超额认购的2100万美元A轮融资,致力于以全新方式重塑芯片设计中的人工智能应用
- GUC日本横滨新办公室盛大启用 持续深化在日布局与客户合作
- Quintauris 與晶心科技攜手合作,擴展 RISC-V 生態系統
- 积极拥抱RISC-V+AI,国芯科技高性能汽车智能域控 AI MCU芯片完成设计进入流片试制阶段
- 晶心科技與 Arculus System 攜手合作將 iPROfiler™ 整合進 AndeSysC 擴展虛擬平台支援助攻 RISC-V SoC 設計