Analog Bits将介绍其SoC以及16nm IP设计技术
Santa Clara, CA, September 22, 2016 – Analog Bits (www.analogbits.com), the semiconductor industry’s leading provider of low-‐power mixed-‐signal IP (Intellectual Property) solutions will be presenting on two topics at the TSMC Open Innovation Platform (OIP) Ecosystem Forum. The first presentation will discuss a novel approach to keeping size small and power low, resulting in de-‐ risking SOC development while providing increased flexibility. The second presentation, delivered jointly with Mentor Graphics, will discuss design and verifications techniques for SERDES IP development on the latest 16FFC process geometry. Analog Bits will also be demonstrating the latest low-‐power mixed signal IP, including their industry leading multi-‐standard SERDES at booth 302.
WHAT: Analog Bits latest 16nm FFC Mixed Signal IP products
SERDES IP ProductsClocking IP Products
- Half-‐power SERDES IP supporting PCIe Gen 3/4, HMC 2.0, 10G-‐KR.
Sensors IP Products
- Wide range, Fine resolution and Customizable PLL & DLL IP cores
- On-‐die sensors for real-‐time monitoring of Process, Voltage and Temperature (PVT)
WHEN: September 22, 2016
13:00 -‐ 13:30: IP Track Presentation17:00 – 17:30 EDA Track Presentation
- Mahesh Tirupattur, Executive Vice President, Analog Bits
- Silicon-‐proven, low power IP for TSMC 16nm FFC for Automotive to Datacenter SOC's
10:30 – 18:30: Ecosystem Pavilion, Booth 302
- Alan Rogers -‐ President & CTO, Analog Bits
- Design and Verification of 16nm FFC Low Power SERDES for Datacenter and Automotive Applications
WHERE:
TSMC 2016 Open Innovation Platform® Ecosystem Forum
San Jose McEnery Convention Center
150 West San Carlos St. San Jose, CA 95113
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-‐signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-‐protocol SERDES and programmable I/O’s as well as specialized memories such as high-‐speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-‐micron to 16/14-‐nm processes, Analog Bits has an outstanding heritage of "first-‐time-‐working” with foundries and IDMs.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- 连续12年！新思科技荣膺六项2022台积公司 “OIP年度合作伙伴”
- 新思科技于2023台积公司OIP生态系统论坛上荣获多项年度合作伙伴大奖
- Analog Bits将在台积电2020年度开放创新平台生态系统论坛上发表有关晶圆级传感器和PCIe时钟系统的论文
- Moortec参加北京TSMC 2016中国OIP生态系统论坛