RISC-V 32-Bit CPU IP
Filter
Compare
28
IP
from 6 vendors
(1
-
10)
-
Ultra Compact 32-bit RISC-V CPU Core
- AndeStar™ V5/V5e Instruction Set Architecture (ISA)
- Compliant to RISC-V technology
- Support RV32IMAC/EMAC
-
32-bit RISC-V CPU with M, Zicsr extensions, and External Debug support
- Five-stage pipeline
- Harvard architecture
- RV32I Base RISC-V ISA
-
High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
- Design Flexibility
- Portability
- Ease of programmability
-
RISC-V CPU IP With ISO 26262 Full Compliance
- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- Floating point extensions
- Bit-manipulation extensions
-
Compact High-Speed 32-bit CPU Core with DSP
- AndeStar™ V5 ISA, compliant to RISC-V technology
- DSP/SIMD ISA to boost the performance of digital signal processing
-
Compact High-Speed 32-bit CPU Core
- AndeStar™ V5 Instruction Set Architecture (ISA), compliant to RISC-V technology
- Floating point extensions
- Andes extensions, architected for performance and functionality enhancements
- Separately licensable Andes Custom Extension™ (ACE) for customized acceleration
-
Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- AndeStar V5 ISA, compliant to RISC-V
- Floating point extensions
- Andes extensions
-
32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- 32-bit CPU IP core that supports ISO 26262 ASIL B level functional safety for automotive applications
-
32-bit Multiprocessor with Level-2 Cache-Coherence
- Symmetric multiprocessing up to 4 cores
- Level-2 cache and cache coherence support
- AndeStar™ V5 Instruction Set Architecture (ISA).
-
Compact, Secure and Performance Efficiency 32-bit RISC-V Core
- AndeStar™ V5/V5e Instruction Set Architecture (ISA)
- Andes extensions for performance and code size enhancements
