Arm Processor IP

Welcome to the ultimate Arm Processor IP hub! Explore our vast directory of Arm Processor IP
All offers in Arm Processor IP
Filter
Filter

Login required.

Sign in

Compare 4 Arm Processor IP from 1 vendors (1 - 4)
  • 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
    • Powerful debug and non-intrusive real-time trace - Comprehensive debug and trace features dramatically improve developer productivity. It is extremely efficient to develop embedded software with proper debug.
    • Memory Protection Unit (MPU) - Software reliability improves when each module is allowed access only to specific areas of memory required for it to operate. This protection prevents unexpected access that may overwrite critical data.
    • Integrated nested vectored interrupt controller (NVIC) - There is no need for a standalone external interrupt controller. Interrupt handling is taken care of by the NVIC removing the complexity of managing interrupts manually via the processor.
    • Thumb-2 code density - On average, the mix between 16bit and 32bit instructions yields a better code density when compared to 8bit and 16bit architectures. This has significant advantages in terms of reduced memory requirements and maximizing the usage of precious on-chip Flash memory.
    Block Diagram -- 32-bit RISC Processor To Deliver High Performance In Low-Cost Microcontroller Applications
  • Small, Low Power, Energy Efficient 32-bit Microcontroller Processor
    • Exceptional code density - on average, the mix between 16-bit and 32-bit instructions yields a better code density when compared to 8-bit and 16-bit architectures. This has significant advantages in terms of reduced memory requirements and maximizing the usage of precious on-chip Flash memory.
    • Binary upward compatible with all other Cortex-M processors - the Cortex-M0 has mainly 16-bit Thumb-2 instructions and few 32-bit ones. These instructions are also present on all the other Cortex-M processors. Hence all code written for the Cortex-M0 will run as is on the other processors.
    • Built-in low-power features - sleep, deep sleep and state retention are three low power modes available to the user
    • Optional Debug Access Port and Serial Wire Debug - for devices where every pin counts the serial wire debug port uses only two pins
    Block Diagram -- Small, Low Power, Energy Efficient 32-bit Microcontroller Processor
  • Deeply embedded processor for deterministic real-time applications
    • Fast with high performance - the processor s 8-stage, dual-issue pipeline combined with instruction pre-fetch and branch prediction achieve fast instruction execution.
    • Highly deterministic - advanced features such as Tightly-Coupled Memory (TCM), Vectored Interrupt Controller (VIC) port, and Low Latency Interrupt Mode (LLIM) make the Cortex-R4 highly deterministic with accelerated interrupt entry.
    • Reliable - error handling built into the core; Integrated Memory Protection Unit (MPU), Error-correcting code (ECC) memory, and dual-core lock-step configuration ensure the Cortex-R4 processor’s reliability to handle errors.
    • Energy efficient and cost effective - supports a highly flexible and efficient two-cycle local memory interface, enabling SoC designers to minimize system cost and energy consumption
    Block Diagram -- Deeply embedded processor for deterministic real-time applications
  • Smallest, Lowest Power ARM Multicore Applications Processor
    • Feature set of Cortex-A9 for half the size and power - Fully feature compatible with Cortex-A9 processor, provides 70-80% of Cortex-A9 performance and significantly higher efficiency.
    • Most scalable and configurable Armv7-A processor - The Cortex-A5 processor is extremely configurable and scalable to meet performance, power and area requirements for cost sensitive, low power applications.
    • Available in single core and multi core configurations - The Cortex-A5 processor is available in two variants: as a single core Cortex-A5 UP processor and as Cortex-A5 MP where it can scale up to four processor cores in a cluster.
    Block Diagram -- Smallest, Lowest Power ARM Multicore Applications Processor
×
Semiconductor IP