Vendor: Arm Ltd. Category: CPU

Tamper-resistant Cortex-M processor with optional software isolation using TrustZone for Armv8-M

For embedded developers seeking to hinder physical tampering and achieve a higher level of security certification, Arm offers the…

Contact Provider Request Datasheet
ARM View all specifications

Overview

For embedded developers seeking to hinder physical tampering and achieve a higher level of security certification, Arm offers the Cortex-M35P: a robust, high-performing processor. It builds upon the proven Arm Cortex-M technology deployed in billions of SoCs, making physical and software security accessible for all developers.

Physical security is generally complex – however, the ease-of-use of the Cortex-M35P processor, combined with the support of Arm and the Arm ecosystem, now open the door for embedded developers to deliver many new devices with physical resilience at the heart.

Key features

  • Architecture: Armv8-M Mainline (Harvard)
  • ISA Support: Thumb/Thumb-2
  • Pipeline: Three-stage
  • Software security: Optional TrustZone for Armv8-M, stack pointers checking
  • Physical security: Built-in protection from invasive and non-invasive attacks
  • DSP Extensions
    • Optional DSP/SIMD instructions
    • Single cycle 16/32-bit MAC
    • Single cycle dual 16-bit MAC
    • 8/16-bit SIMD arithmetic
  • Floating Point Unit
    • Optional single precision floating point unit
    • IEEE 754 compliant
  • Co-processor interface: Optional dedicated co-processor bus interface for up to 8 co-processor units for custom compute
  • Memory Protection: Optional Memory Protection Unit (MPU) with up to 16 regions per security state
  • Interrupts: Non-Maskable Interrupt (NMI) and up to 480 physical interrupts with 8 to 256 priority levels
  • Wake-up Interrupt Controller: Optional for waking up the processor from state retention power gating or when all clocks are stopped
  • Sleep Modes: Integrated Wait for Event (WFE) and Wait for Interrupt (WFI) instructions with Sleep On Exit functionality
  • Debug: Optional JTAG and Serial Wire Debug ports. Up to 8 Breakpoints and 4 Watchpoints
  • Trace: Optional Instruction Trace (ETM), Micro Trace Buffer (MTB), Data Trace (DWT), and Instrumentation Trace (ITM)
  • Cache: Instruction cache

Block Diagram

Arm Cortex-M35P block diagram

Benefits

  • Cortex-M35P extends the anti-tampering features of the SecurCore family of processors, making this state-of-the art technology available to Cortex-M developers. Robust embedded security is more accessible than ever with the benefits of both physical and software security, using the optional TrustZone isolation.

Applications

  • Payment
  • Integrated or Embedded Secure Elements
  • Secure embedded applications
  • IoT
  • Industrial
  • Automotive
  • Healthcare
  • Medical
  • Biometric data

Specifications

Identity

Part Number
Arm Cortex-M35P
Vendor
Arm Ltd.
Type
Silicon IP

Compute

CPU Architecture
ARM

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Arm Ltd.
HQ: Great Britain
Arm technology is defining the future of computing. Our energy-efficient processor designs and software platforms have enabled advanced computing in more than 240 billion chips and our technologies securely power products from the sensor to the smartphone and the supercomputer. Together with 1,000+ technology partners, we are enabling artificial intelligence to work everywhere, and in cybersecurity, we are delivering the foundation for trust in the digital world – from chip to cloud. The future is being built on Arm.
Contact Arm Ltd.

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is Tamper-resistant Cortex-M processor with optional software isolation using TrustZone for Armv8-M?

Tamper-resistant Cortex-M processor with optional software isolation using TrustZone for Armv8-M is a CPU IP core from Arm Ltd. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP