IP Catalog > Interface IP > MIPI IP > MIPI PHY IP

MIPI PHY IP

MIPI PHY IP IP solutions provide the physical layer communication for various MIPI interfaces, ensuring robust signal integrity and low-power operation. Key offerings include MIPI D-PHY IP, ideal for high-speed video and imaging applications, MIPI C-PHY IP, designed for optimized performance in mobile devices, and MIPI A-PHY IP, which supports automotive applications with long-range, high-speed capabilities. Additionally, the MIPI C-PHY/D-PHY Combo IP offers versatility for devices requiring both high-speed data and video transmission. With the MIPI M-PHY IP, advanced mobile and data storage solutions can achieve peak performance, making MIPI PHY IP a cornerstone for next-generation connectivity.

All offers in MIPI PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (554)
Compare 554 MIPI PHY IP from 28 vendors (1 - 10)
  • MIPI M-PHY
    • The M-PHY implements MIPI M-PHY protocol V4.1
    • The M-PHY protocol specification is a part of a group of communication protocols defined by MIPI® Alliance standards intended for mobile system chip to chip communications
    • The M-PHY specification is specifically designed to be suitable for multiple protocols and for a wide range of applications
    Block Diagram -- MIPI M-PHY
  • MIPI D-PHY1.2 CSI/DSI TX and RX
    • The MIPI D-PHY + DSI/CSI Controller IP is a versatile solution designed for high-speed data transmission in mobile and multimedia applications
    • It supports MIPI D-PHY 2.0 standards
    • The IP features a compact design with built-in I/O and ESD protection, optimized for robust performance and low power consumption
    • It enables seamless connectivity with D-PHY based sensors, making it ideal for SoCs in consumer electronics, automotive, and IoT devices
    Block Diagram -- MIPI D-PHY1.2 CSI/DSI TX and RX
  • MIPI C/D-PHY CSI/DSI TX and RX
    • The MIPI C/D-PHY + DSI/CSI Controller IP is a versatile solution designed for high-speed data transmission in mobile and multimedia applications
    • It integrates C-PHY and D-PHY in a single IP core, supporting both MIPI C-PHY 1.1 and D-PHY 2.0 standards
    • The IP features a compact design with built-in I/O and ESD protection, optimized for robust performance and low power consumption
    Block Diagram -- MIPI C/D-PHY CSI/DSI TX and RX
  • MIPI C/D PHY
    • Compatible with MIPI D-PHY v1.2/CSI-2 protocol
    • Up to 4-lane 2.5Gbps/ lane
    • Support 2-Lane/4-Lane Application
    • Support HS mode (80Mbps to 2.5Gbps per lane) and LP mode (up to 10Mbps)
    Block Diagram -- MIPI C/D PHY
  • Simulation VIP for MIPI M-PHY
    • Specification Compliance
    • Complies with MIPI M-PHY 4.0, 4.1 and 5.0 specification
    • M-PHY Type 1 and Type 2
    • Supports Type 1 and Type 2
    Block Diagram -- Simulation VIP for MIPI M-PHY
  • Simulation VIP for MIPI D-PHY, C-PHY and A-PHY
    • PHY Monitor
    • Built-in scoreboarding between serial/PPI interface, also monitors error signal interface
    • Reports any detected error on any lane on serial interface and is not reflected on PPI interface
    • C-PHY and D-PHY
    Block Diagram -- Simulation VIP for MIPI D-PHY, C-PHY and A-PHY
  • MIPI MPHY Verification IP
    • Supports 3.0,4.1 and 5.0 MIPI MPHY Specification.
    • Support Type-1 and Type-II operations.
    • Supports both serial and protocol layer interface.
    • Supports all PWM 0-7 gear of operation.
    Block Diagram -- MIPI MPHY Verification IP
  • MIPI DPHY Verification IP
    • Full MIPI DPHY Transmitter and Receiver functionality.
    • Supports 3.0 MIPI DPHY Specifications.
    • Supports both serial and PPI functionality testing.
    • Supports short and long packets
    Block Diagram -- MIPI DPHY Verification IP
  • MIPI CPHY Verification IP
    • Full MIPI CPHY Transmitter and Receiver functionality.
    • Supports 2.0 MIPI CPHY Specifications.
    • Supports up to 32 trio lanes.
    • Supports both serial and PPI functionality testing.
    Block Diagram -- MIPI CPHY Verification IP
  • MIPI A-PHY Verification IP
    • Implemented in native OpenVera, SystemVerilog, Verilog and SystemC.
    • Supported RVM, AVM, VMM, OVM, UVM and non-standard verify env.
    • Supports MIPI A-PHY specification version upto 2.0.
    • Supports single lane and dual lane, point-to-point and serial communication technology.
    Block Diagram -- MIPI A-PHY Verification IP
×
Semiconductor IP