AMBA AXI IP for UMC

Welcome to the ultimate AMBA AXI IP for UMC hub! Explore our vast directory of AMBA AXI IP for UMC
All offers in AMBA AXI IP for UMC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Compare 8 AMBA AXI IP for UMC from 2 vendors (1 - 8)
  • General Purpose Input/Output Controller
    • AMBA AXI4-Lite bus
    • Individual configuration of each GPIO pin
    • Dynamic programming of each GPIO pin as input or output
    • Configurable level or edge triggered interrupts
    Block Diagram -- General Purpose Input/Output Controller
  • Configurable Watchdog Timer
    • AMBA APB4-Lite bus
    • Configurable timeout interval
    • Standard and windowed mode
    • Register write protection
    Block Diagram -- Configurable Watchdog Timer
  • Configurable System Tick Counter
    • AMBA APB4-Lite bus
    • Programmable system tick timer
    • Configurable prescaler and period
    • Configurable interrupts
    Block Diagram -- Configurable System Tick Counter
  • Configurable Timer Counter
    • AMBA AXI4-Lite bus
    • Programmable multi-function timer
    • Double buffered configuration registers
    • Configurable single/dual slope PWM outputs
    Block Diagram -- Configurable Timer Counter
  • Peripheral Direct Memory Access Controller
    • AMBA AXI4-Lite slave bus
    • AMBA AXI4 master bus
    • Configurable number of peripheral channels
    • 8, 16, 32 bits data transfer modes
    Block Diagram -- Peripheral Direct Memory Access Controller
  • SPI Serial Peripheral Interface Master/Slave
    • SPI-compatible interface
    • AMBA AXI4-Lite bus
    • Master or slave mode
    • Full duplex
    Block Diagram -- SPI Serial Peripheral Interface Master/Slave
  • I2C Master Serial Interface Controller
    • I2C-compatible interface
    • AMBA AXI4-Lite bus
    • Standard and custom data rates
    • Configurable setup/hold times
    Block Diagram -- I2C Master Serial Interface Controller
  • PCIe 3.1 Controller with AXI
    • Compliant with the PCI Express 3.1/3.0, and PIPE (16- and 32-bit) specifications
    • Compliant with PCI-SIG Single-Root I/O Virtualization (SR-IOV) Specification
    • Supports Endpoint, Root-Port, Dual-mode configurations
    • Supports x16, x8, x4, x2, x1 at 8 GT/s, 5 GT/s, 2.5 GT/s speeds
    • Supports AER, ECRC, ECC, MSI, MSI-X, Multi-function, P2P, crosslink, and other optional features
    • Supports many ECNs including LTR, L1 PM substates, etc.
    Block Diagram -- PCIe 3.1 Controller with AXI
×
Semiconductor IP