PLL IP for TSMC
Welcome to the ultimate
PLL IP
for
TSMC
hub! Explore our vast directory of
PLL IP
for
TSMC
All offers in
PLL IP
for
TSMC
Filter
Compare
82
PLL IP
for
TSMC
from
8
vendors
(1
-
10)
Filter:
- 16nm
-
General Purpose All Digital Fractional-N PLL in TSMC N6/N7
- Low jitter (< 18ps RMS)
- Small size (< 0.01 sq mm)
- Low Power (< 3.5mW)
- Support for multi-PLL systems
-
Wide Range Programmable Integer PLL on TSMC CLN16FFC
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Input and Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Fully integrated inside customer-specified IO ring
-
LVDS 160MHz 8-Lane PHY TX IP on TSMC 16FFC
- The CL12491M8TIP160 transmitter converts parallel RGB data and 4bits of HYNC,VSYNC,DE and Control) of CMOS parallel data into serial LVDS data streams.
- A phase-locked clock is transmitted in parallel with the data streams over a dedicated LVDS link.
- The polarity of differential signals for each data lane can be controlled.
-
3GHz, low jitter fractional-N, Digital PLL, TSMC 16FFC, N/S orientation
- Pure core voltage design
- Compact IP size (< 0.013mm²) and low power consumption (1.1mW @ 3GHz)
- Compatible with commonly used crystal oscillator frequencies
- Good power noise immunity for period jitter (< ±15%/V)
-
4.8GHz low jitter fractional-N, Digital PLL, TSMC 16FFC, N/S orientation
- Pure core voltage design
- Compact IP size (< 0.013mm²) and low power consumption (1.1mW @ 3GHz)
- Compatible with commonly used crystal oscillator frequencies
- Good power noise immunity for period jitter (< ±15%/V)
-
Ultra-Low Power Fractional PLL IP in in TSMC (12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
- Supports wide input frequency range: 10MHz to 240MHz
- Supports 3:1 output frequency range allows optimization for power and jitter performance
- 24-bit fractional accuracy
- Supports Spread Spectrum Clocking
-
Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
- Compact IP size ( smaller than 0.01mm²) and low power consumption ( < 2.7mW @ 3.5GHz )
- Compactible with commonly used crystal oscillator frequencies
- Good power noise immunity for period jitter ( < +-15ps )
- Support 24-bit fractional accuracy
-
14GHz Integer-N High-Speed PLL
- Type II hybrid Integer-N LC-PLL
- Quadrature clocks at 14GHz and 7GHz
- Fast locking
-
Fully Digital Glitch Free PLL TSMC 16FFC 16 nm - 300-3000 MHz
- Ideal as a clock generator for digital design
- Excellent frequency jitter performance
- Ultra-low area fully digital PLL design
- Patented glitch free frequency adjustment
-
PCIe Gen3 Class SSCG PLL on TSMC CLN16FFC
- High performance design emphasis for meeting low jitter requirements in PCI Express applications
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability