Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process GP/LP
Overview
Memory Compilers
Technical Specifications
Foundry, Node
TSMC 65nm
Maturity
Avaiable
TSMC
Pre-Silicon:
65nm
G
,
65nm
GP
,
65nm
LP
Related IPs
- Low Power/Ultra Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process GP/LP/LPEF/ULP/ULPEF
- Ultra Low Leakage/Ultra Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, with read assist, write assist, supports process ULL/ULP
- High Performance/Low Power/Ultra Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, with read assist, write assist, supports process HP/HPC/HPC+/HPL/HPM/LP/ULP
- Low Power/Ultra Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, with read assist, write assist, supports process G/LP/LP_eDRAM/ULP/ULPEF
- Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process GC
- High Performance/Low Power Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process G/GT/LP/LPEF