Pseudo 2 Ports SRAM Compiler with Row/Column Redundancy Option, supports process GC

×
Semiconductor IP