AES256-XTS IP Core
ES256-XTS IP Core (AES256XTSIP) implement the encryption standard (AES) with XEX Tweakable Block Cipher with Ciphertext Stealing …
Overview
ES256-XTS IP Core (AES256XTSIP) implement the advanced encryption standard (AES) with XEX Tweakable Block Cipher with Ciphertext Stealing (XTS) which is widely used in protecting the confidentiality of data on storage devices.
AES256-XTS-STG IP implement the advanced encryption standard (AES) with XEX (XOR Encrypt XOR) tweakable block cipher which operates sequences of complete blocks and is widely used in protecting the confidentiality of data on various storage devices with interfaces such as NVMe and SATA. We also have a lineup of "2X" ideal for NVMe PCIe Gen4, and "4X", supported Gen5.
Key features
- Support AES-XTS mode
- Support 256-bit key size
- Support input data width128-bit
- Support Ciphertext Stealing
- Peak throughput rate at 128 Mbits/MHz
- High-throughput, up to 51.2 Gbps @400MHz
Block Diagram
Specifications
Identity
Security
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Symmetric Crypto IP core
CXL - The Latest Specification in Secured Network Traffic
Securing your apps with Public Key Cryptography & Digital Signature
RoT: The Foundation of Security
Tailoring Root Of Trust Security Capabilities To Specific Customer Needs
Symmetric Cryptographic Offload Options for SoC Designers
Frequently asked questions about Symmetric Cryptography IP cores
What is AES256-XTS IP Core?
AES256-XTS IP Core is a Symmetric Crypto IP core from Design Gateway Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this Symmetric Crypto?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.