AES-CCM Authenticated Encrypt/Decrypt Engine

Overview

The AES-CCM encryption IP core implements hardware Rijndael encoding and decoding in compliance with the NIST Advanced Encryption Standard. It processes 128-bit blocks, and is programmable for 128-, 192-, and 256-bit key lengths. 

Two architectural versions are available to suit system requirements. The Standard version (AES-CCM-S) is more compact, using a 32-bit datapath and requiring 44/52/60 clock cycles for each data block (128/192/256-bit cipher key, respectively). The Fast version (AES-CCM-F) achieves higher throughput, using a 128-bit datapath and requiring 11/13/15 clock cycles for each data block.  

CCM stands for Counter with CBC-MAC mode. CCM is a generic authenticate-and-encrypt block cipher mode. CBC-MAC is utilized to generate an authentication string while CTR mode is used to encrypt. 

The AES-CCM core is a fully synchronous design and has been evaluated in a variety of technologies, and is available optimized for ASICs or FPGAs.  
 

Key Features

  • Encrypts  and decrypts using the AES Rijndael Block Cipher Algorithm
  • Satisfies  Federal Information Processing Standard (FIPS) Publication 197 from the US  National Institute of Standards and Technology (NIST)
  • Processes  128-bit data in 32-bit blocks
  • Employs  user-programmable key size of 128, 192, or 256 bits
  • Two  architectural versions:
    • Standard is more compact: 32-bit data path size
      Processes each 128-bit data block in 44/52/60 clock cycles for 128/192/256-bit  cipher keys, respectively
    • Fast yields higher transmission rates: 128-bit data path
      Processes each 128-bit block in 11/13/15 clock cycles for 128/192/256-bit cipher keys, respectively
  • NIST-Validated
  • Works with a pre-expended key or can integrate the optional key expansion function
  • Simple, fully synchronous, reusable design
  • Available as fully functional and synthesizable VHDL or Verilog, or as a netlist for popular programmable devices

Block Diagram

AES-CCM Authenticated Encrypt/Decrypt Engine Block Diagram

Technical Specifications

×
Semiconductor IP