Verification IP: the questions you should ask
By Neill Mullinger, Synopsys
Tech Design Forum
Drop-in verification IP is a mythical creature: Unlike design IP, VIP users don’t have the luxury of ‘drag and drop’ implementations that require relatively little protocol expertise on the user’s part. Verification engineers need protocol knowledge to check that coverage is complete, properly interpret results and debug unexpected behavior. Verification engineers require fast access to information and knowledge of the protocol to quickly ramp on new protocols and new versions of existing protocols.
These requirements won’t go away. Protocols are becoming still-more complex and numerous, and the days of writing your own VIP with the attendant risk of spec misinterpretations and ongoing support load are long gone. Development teams recognize the need to spend engineering cycles on value-added tasks, not re-inventing the wheel. So the onus falls on the third-party VIP vendors. Their VIP must have the capabilities to reduce the protocol expertise needed by users. Choosing the right VIP vendor is a critical choice for project success.
The challenge lies in getting VIP that has the right combination of qualities. With that goal in mind, here is my take on 10 broad ‘need-to-knows’ and, within them, some specific questions to ask vendors. They should help you find VIP that maximizes the effectiveness of your verification.
One quick note: these themes are not ranked in a particular order. Your own projects are likely to determine that, and priorities will vary for different markets. However, you will probably want to pull on all of them to some extent.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Select the Right Microcontroller IP for Your High-Integrity SoCs
- 7 warning signs that you should be concerned about your IP provider
- How to Create Efficient IP Standards and Why You Should Care
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS