Using system engineering techniques to accelerate your next project
Matthew Torgerson, Paul Durazo, Todd Langley, and Vira Ragavassamy, Intel Corp.
embedded.com (October 20, 2013)
System engineering techniques can be applied in product development to improve the design cycle time and reduce risks during end customer development and integration. This application requires understanding complex end customer needs at the system level and then translating them into product requirements and system architecture.
This article describes system engineering that make use of form factor reference designs unique to the automotive industry, with real case examples including design and validation aspects. The automotive industry has unique aspects which add complexity and risk to product development and integration. For example, very long qualification cycles and stringent regulatory requirements. This complexity requires tighter risk management to prevent late findings and subsequent late product launches.
System Engineering (SE) is a multi‐functional approach to engineering development with a strong focus on the holistic “big picture” of how the entire end product is brought together, deployed and supported. System engineering has been utilized and developed in various industries for many years and grown into its own specialization within the engineering field. In the past, SE has been adopted only on large scale complex programs with multiple functional domains and multiple suppliers. An extreme example of a program of this magnitude is the International Space Station developed over time with NASA and other national space agencies. This system has multiple modules each with its own mechanical, aeronautical, electrical, thermal, structural, propulsion, and other systems that all must interact successfully.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related White Papers
- Secure Your Security Key in On-Chip SRAM: Techniques to avoid Data Remanance Attacks
- FPGA based Complex System Designs: Methodology and Techniques
- Anti tamper real time clock (RTC) - make your embedded system secure
- DSP options to accelerate your DSP+FPGA design
Latest White Papers
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- eFPGA – Hidden Engine of Tomorrow’s High-Frequency Trading Systems
- aTENNuate: Optimized Real-time Speech Enhancement with Deep SSMs on RawAudio
- Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems