The Embedded SoC
by Jan Rabaey
Attendees at this year's DAC should pay particular attention to the changing nature of embedded systems as they become more interchangeable, and more closely identified, with multifunction SoCs.
Embedded system SoCs raise the level of complexity in high-density ICs with their programmable and mixed-signal natures. Like their board-based cousins, they also have to interact with the "real world" and are extremely cost sensitive.
When embedded systems were board based, it was fairly straightforward to select the proper components, integrate them with software, and ship the product. Creating such an amalgam on chip is quite a different matter, and even the smallest mistakes can quickly turn into multimillion-dollar headaches given the complexity and cost associated with repairing or respinning silicon.
In broad terms, these "costs" can be defined as 1) Manufacturing, meaning the production cost based on complexity; 2) NREs, or the necessary retooling for a new methodology or production model; and 3) Design Costs, the price of talent and what it takes to manage the physical effects associated with ultra-DSM IC creation.
Attendees at this year's DAC should pay particular attention to the changing nature of embedded systems as they become more interchangeable, and more closely identified, with multifunction SoCs.
Embedded system SoCs raise the level of complexity in high-density ICs with their programmable and mixed-signal natures. Like their board-based cousins, they also have to interact with the "real world" and are extremely cost sensitive.
When embedded systems were board based, it was fairly straightforward to select the proper components, integrate them with software, and ship the product. Creating such an amalgam on chip is quite a different matter, and even the smallest mistakes can quickly turn into multimillion-dollar headaches given the complexity and cost associated with repairing or respinning silicon.
In broad terms, these "costs" can be defined as 1) Manufacturing, meaning the production cost based on complexity; 2) NREs, or the necessary retooling for a new methodology or production model; and 3) Design Costs, the price of talent and what it takes to manage the physical effects associated with ultra-DSM IC creation.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 2
Latest Articles
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks