The Complicated Chip Design Verification Landscape
By Bipul Talukdar, director of applications engineering for North America, SmartDV
While a working device that meets all functional specifications is a chip design project group’s No. 1 goal, many designers wake up covered in sweat worrying about a dead-on-arrival chip. No matter how much coverage or how many verification tools are employed, a bug or multiple bugs could slip through the net.
This high-pressure, demanding engineering environment requires three independent technology-based verification tools at the functional level to guarantee a bug-free functional and highly reliable chip. The overlap in verification and test coverage may seem to be excessive. Many sleep-deprived designers believe the additional effort is worthwhile.
The three functional-level verification steps –– functional verification, functional test, and built-in self-test (BIST) –– each offer a sense of confidence in the chip’s design. Combining them triples the sense of confidence that the chip will work as the functional spec intended.
Functional verification is the most resource-hungry step because it uses an abundance of available EDA tools and plenty of the hours budgeted for verification. Functional verification must encompass both functional coverage and code coverage. The two approach the verification problem differently and are necessary for ensuring comprehensive verification.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related White Papers
- Differentiation Through the Chip Design and Verification Flow
- IC design: A short primer on the formal methods-based verification
- AI, and the Real Capacity Crisis in Chip Design
- An Outline of the Semiconductor Chip Design Flow
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY