Differentiation Through the Chip Design and Verification Flow
By Rick Carlson, Verification Design Automation
EETimes (September 23, 2021)
The makeup of the semiconductor industry is evolving and expanding once again. This time it’s a variety of companies, including tech giants Apple, Amazon, Facebook, Microsoft and Tesla, not known previously to be in the chip development business, instigating the change. They are hiring experienced engineers to design better performing, power-efficient computer chips for all kinds of applications, from networking and cloud to autonomous driving. Along the way, they are ripping up the pages of the traditional semiconductor playbook and putting in place their own individual guides to semiconductor design. The result is custom-made chips rather than using a generic chip to fit their requirements.
These system companies are also quietly and, perhaps secretly, keeping their projects under wraps and building a portfolio of intellectual property (IP) that they want to keep secure and differentiated from their competitors. They want control and the ability to customize their own IP. They are also looking for vendor partners willing to take an extra step to ensure their chips are tailored to their specific applications. It’s apparent that these companies want strategic, multi-year agreements with partners that won’t share their differentiation and pay more than a typical proposal, accomplished if sales managers are creative.
Yes, the traditional steps through the system design process as we know them are changing. Perhaps the first to notice the trend is where electronics begins –– the computer aided design (CAD), now more commonly known as the electronic design automation (EDA) or electronic system design (ESD) community. This scenario is an evolution for a community serving the semiconductor industry with design tools since the 1980s.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- An Outline of the Semiconductor Chip Design Flow
- The Complicated Chip Design Verification Landscape
- IC design: A short primer on the formal methods-based verification
- AI, and the Real Capacity Crisis in Chip Design
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS