The Age of the Monster Chip
By K. Charles Janac, President and CEO, Arteris IP
EETimes (September 17, 2019)
What are the system designs that require a leap in SoC complexity? It's not only big datacenter artificial intelligence (AI) chips, but also autonomous vehicles such as cars, trucks and drones; they are self-landing, reusable rockets; they are medical devices carrying out remote diagnostics.
The complexity of many System-on-Chip (SoC) designs is simply staggering. As an example, this year’s HotChips symposium showcased a variety of new SoC designs for the edge and datacenter that expand our definition of a “big” chip. What are the system designs that require a leap in SoC complexity? It’s not only big datacenter artificial intelligence (AI) chips, but also autonomous vehicles such as cars, trucks and drones; they are self-landing, reusable rockets; they are medical devices carrying out remote diagnostics; and they are connected machine tool controllers supporting smart manufacturing.
These chips are starting to be referred to as “Monster Chips” because of both the size and complexity. Now, let us look at the factors behind the rise of these monster chip designs. The main reason is the exploitation of the Internet connectivity that not only provides big data information but also distributed processing that helps make decisions. These Internet-connected systems need to make some or all decisions on their own by processing more than one trillion operations per second, and this drives new hardware and software innovations as well as dramatically increased complexity.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related White Papers
- An Outline of the Semiconductor Chip Design Flow
- The Elements of Traceability
- Out of the Verification Crisis: Improving RTL Quality
- Differentiation Through the Chip Design and Verification Flow
Latest White Papers
- Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
- CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs