Silicon platform optimization: A top-down methodology
Rohit Mittal & Anand Konanur
EDN (November 12, 2014)
Recently there has been an explosion of short-range wireless applications. Some well-known examples include NFC payment systems and wireless charging etc. These applications require an interaction of electromagnetic, electrical, and mechanical domains. Unfortunately there is no tool that can solve the complete system efficiently for rapid silicon and system specification. The net effect is that either the silicon is not properly specified or the system needs to be redesigned.
Traditional electrical simulators such as SPICE are effective in solving lumped element equations. However, such tools cannot model EM fields present in sensors, especially when they are embedded in the vicinity of other components and metallic chassis. Other products can solve Maxwell's equations using the FEM (Finite Element Method) but are woefully inefficient in importing transistor parameters. We will present a unified methodology that takes into account the best of both tools to create a tops-down view of the complete system. A representative system is shown but this methodology can be extended to other interdisciplinary optimization problems.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Top-down SoC Design Methodology
- Design for verification methodology allows silicon success
- Implementing Power Management IP for Dynamic and Static Power Reduction in Configurable Microprocessors using the Galaxy Design Platform at 130nm
- Follow the right steps for evaluating platform methodology
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension