Security framework for IoT devices
Alan Grau, Icon Labs
embedded.com (December 01, 2015)
Security challenges continue to make headlines in the IoT - and no vertical market has been spared. Automotive security has been in the headlines recently, but lighting systems, white goods, home security devices, medical equipment, airplanes and industrial automation systems have all had their unfortunate turn in the cyber vulnerability spotlight.
With high profile cyber-attack headlines a weekly occurrence, companies are finally beginning to get serious about IoT security. Building a secure IoT device requires a solution crafted specifically for the types of threats these devices will be exposed to and, more importantly, designed to run on the specialized, low-cost hardware usually found powering IoT devices. IoT devices are by nature, highly connected and therefore provide broad attack surfaces for would-be hackers to exploit. To secure these devices, designers need a comprehensive security framework that provides enterprise-level security in these small devices.
To read the full article, click here
Related Semiconductor IP
- 5G IoT DSP
- 2.4 GHz + sub-GHz 802.15.4g + 802.11ah transceiver for Wi-SUN and IoT platforms
- NPU IP for Wearable and IoT Market
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT Application in TSMC22 ULL
Related Articles
- Strong identity for devices tackles hidden costs in IoT security
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- Design Security in Stratix III Devices
- Deciphering phone and embedded security - Part 4: Ideal platform for next-generation embedded devices
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events