Get More Reliable Automotive ICs with a Shift Left Design Approach
By Jonathan Muirhead, Siemens EDA
EETimes | May 27, 2025
As the automotive industry races towards a future of connected, autonomous, and electrified vehicles, the complexity of integrated circuits (ICs) powering these innovations is reaching extraordinary levels. Automotive ICs are incorporating an increasing diverse mix of custom and third-party intellectual property (IP), each with unique performance requirements that must be meticulously verified to ensure flawless functionality and reliability.
Limitations of traditional verification methods
Traditional verification methods are increasingly struggling to keep pace with this rising complexity, creating multiple bottlenecks in the design process. These conventional approaches, primarily reliant on manual checking and complex custom design rule checks (DRCs), pull layout verification later in the design cycle when changes are more costly and time-consuming.
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related White Papers
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Shift Left for More Efficient Block Design and Chip Integration
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Larger IC makers won't shift to foundries, concludes research firm
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS