Get More Reliable Automotive ICs with a Shift Left Design Approach
By Jonathan Muirhead, Siemens EDA
EETimes | May 27, 2025
As the automotive industry races towards a future of connected, autonomous, and electrified vehicles, the complexity of integrated circuits (ICs) powering these innovations is reaching extraordinary levels. Automotive ICs are incorporating an increasing diverse mix of custom and third-party intellectual property (IP), each with unique performance requirements that must be meticulously verified to ensure flawless functionality and reliability.
Limitations of traditional verification methods
Traditional verification methods are increasingly struggling to keep pace with this rising complexity, creating multiple bottlenecks in the design process. These conventional approaches, primarily reliant on manual checking and complex custom design rule checks (DRCs), pull layout verification later in the design cycle when changes are more costly and time-consuming.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related Articles
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Shift Left for More Efficient Block Design and Chip Integration
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Larger IC makers won't shift to foundries, concludes research firm
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks