Get More Reliable Automotive ICs with a Shift Left Design Approach
By Jonathan Muirhead, Siemens EDA
EETimes | May 27, 2025
As the automotive industry races towards a future of connected, autonomous, and electrified vehicles, the complexity of integrated circuits (ICs) powering these innovations is reaching extraordinary levels. Automotive ICs are incorporating an increasing diverse mix of custom and third-party intellectual property (IP), each with unique performance requirements that must be meticulously verified to ensure flawless functionality and reliability.
Limitations of traditional verification methods
Traditional verification methods are increasingly struggling to keep pace with this rising complexity, creating multiple bottlenecks in the design process. These conventional approaches, primarily reliant on manual checking and complex custom design rule checks (DRCs), pull layout verification later in the design cycle when changes are more costly and time-consuming.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
Related White Papers
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Shift Left for More Efficient Block Design and Chip Integration
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Larger IC makers won't shift to foundries, concludes research firm
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models