Multi-language Functional Verification Coverage for Multi-site Projects
By Apurva Kalia, Cadence Design Systems
February 18, 2008 -- edadesignline.com
This is Part 1 of a two parts article. The second part will be published early in March
Today's design paradigm is changing rapidly or to be more accurate it has already dramatically changed! Time to market pressures imply that most of today's SoC designs are re-use based derivative designs. This paradigm shift has created entirely new challenges for both design and verification teams, especially in the case of large projects that are developed throughout multiple sites. A significant part of the design cycle now involves managing and automating much of the SoC level integration that comes from the various sites. In order to address these issues we must first recognize the following:
February 18, 2008 -- edadesignline.com
This is Part 1 of a two parts article. The second part will be published early in March
Today's design paradigm is changing rapidly or to be more accurate it has already dramatically changed! Time to market pressures imply that most of today's SoC designs are re-use based derivative designs. This paradigm shift has created entirely new challenges for both design and verification teams, especially in the case of large projects that are developed throughout multiple sites. A significant part of the design cycle now involves managing and automating much of the SoC level integration that comes from the various sites. In order to address these issues we must first recognize the following:
- IP blocks that form a part of the SoC could come from multiple sources spread over multiple geographies.
- Different IP blocks may be written in various languages, making the SoC a multi-language design.
- Each IP block carries its own verification IP so the overall verification environment may also be multi-language and distributed.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Managing coverage grading in complex multicore microprocessor environments
- Multiple clock domain SoCs: Verification techniques
- Creating core independent stimulus in a multi-core SoC verification environment
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks