Managing coverage grading in complex multicore microprocessor environments
James Young and Michael Sanders, AMD Inc., Paul Graykowski and Vernon Lee, Synopsys Inc.
EETimes (1/19/2011 9:19 AM EST)
In order to deliver ever increasing performance at bounded clock frequencies, processor vendors have turned to multicore designs that allow many programs to execute in parallel on a single chip. Verification of a multicore design is substantially more complex than a single core design because access to shared resources, such as the memory and I/O subsystems, requires arbitration and coherency. Not only general purpose processors, but embedded and application-specific processors such as graphics processing units (GPU), must be verified using large regression suites.AMD continually pushes the technology envelope to develop highly complex multicore processor chips. Verification of such multicore processors involves the execution of tens of thousands of tests in a typical regression. As this regression can take a week or more to execute, there is a need for designers to have available a highly optimized test list that maximizes line and toggle coverage. It is important that this test list can be run and graded in a matter of hours. The optimized list must be bounded by a predefined number of tests, such that the run time of the resultant mini-regression can be modified to meet scheduling needs.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Multicore microprocessors and embedded multicore SOCs have very different needs
- SoC Test and Verification -> Coverage analysis essential in ATE
- Embedded designs flood Microprocessor Forum for 'post-PC' era
- Code Coverage is Crucial in the IP Qualification Process
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS