Signal Processing on the MIPS 74K
By BDTI
February 25, 2008 -- dspdesignline.com
MIPS, Inc. is a leading vendor of 32-bit licensable processor cores that are commonly found in set-top boxes and cable modems, among other products. In recent years, MIPS has augmented its cores with DSP features to increase their performance on the signal processing tasks increasingly found in their target applications.
In 2007 MIPS announced a new high-performance core, the 74K. The 74K is a dual-issue superscalar core that supports MIPS' next generation of DSP-oriented instruction set extensions, called DSP ASE Rev 2. (DSP ASE Rev 1 is used in the 74K's predecessor, the 24KE core, and in MIPS's multi-threaded 34K core.) The 74K core targets demanding multimedia and networking applications, such as WiMAX, DVD players, and VoIP. According to MIPS, the 74K core is fully synthesizable and operates at up to 1.11 GHz in a 65 nm process.
BDTI recently completed an evaluation of the 74K's signal processing features and suitability for its target applications. In this article, we'll share some highlights of our analysis.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Consumer IC Advances -> MIPS, software make for smooth DVD decoding
- Amba bus may move MIPS into ARM territory
- OCP 'tags' support high-performance SoCs
- Optimizing the Implementation of Dolby Digital Plus in SoC Designs
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design