Making the UWB PHY a "Transparent Patient"
by Johannes Stahl, CoWare Inc. – June 30, 2004
The debate about the relative merits of Multiband OFDM and Direct Sequence UWB (DS-UWB) continues unabated. The proponents of each approach praise its particular merits, leaving designers to perform comparative analyses based upon their own definitions of operational requirements. The IEEE has taken the responsibility to bring order into this chaos, but how does it—and the industry as a whole—make a sensible standards decision without solid comparison data?
Just as medical researchers are doing with the human body, we must look inside the UWB physical layer (PHY) to analyze its operation and identify improvements. The large number of measurements and data required to do so effectively precludes the use of hardware prototypes, which are time consuming and expensive. Computer simulation using fully transparent models of the various approaches is the only methodology that can perform the requisite relative performance analysis in a reproducible, timely and cost-effective fashion.
Click here to read more....
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- Making your UWB solutions ''Future Proof''
- PUF is a Hardware Solution for the Sunburst Hack
- TOPS: The Truth Behind a Deep Learning Lie
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design