Making the UWB PHY a "Transparent Patient"
by Johannes Stahl, CoWare Inc. – June 30, 2004
The debate about the relative merits of Multiband OFDM and Direct Sequence UWB (DS-UWB) continues unabated. The proponents of each approach praise its particular merits, leaving designers to perform comparative analyses based upon their own definitions of operational requirements. The IEEE has taken the responsibility to bring order into this chaos, but how does it—and the industry as a whole—make a sensible standards decision without solid comparison data?
Just as medical researchers are doing with the human body, we must look inside the UWB physical layer (PHY) to analyze its operation and identify improvements. The large number of measurements and data required to do so effectively precludes the use of hardware prototypes, which are time consuming and expensive. Computer simulation using fully transparent models of the various approaches is the only methodology that can perform the requisite relative performance analysis in a reproducible, timely and cost-effective fashion.
Click here to read more....
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Making your UWB solutions ''Future Proof''
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- IC design: A short primer on the formal methods-based verification
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks