EDA is not enough!
By Michel Tabusse
edadesignline.com (March 17, 2010)
Good EDA tools, even combined within well-automated flows, are not enough to produce quality designs, whatever those designs are for software, systems-on-chip (SoCs), integrated circuits (ICs), intellectual property (IP) or embedded systems. Why is quality so difficult to achieve? Here are some of the things we are finding:
- Quality is often not defined operationally, making measurement and reporting onerous.
- Tools may be used incorrectly.
- Quality reporting is often informal, not objective, or comprised of too much information to be actionable.
- Worldwide teams and concurrent IP/ SoC/ software design produce burdensome quality monitoring overhead.
- Quality compromises tend to be made in order to meet tight schedules.
How does one define quality measures so that they can be easily deployed and used? Every time there is a panel on quality, designers and design managers realize that a huge amount of question-and-answer time is spent on defining quality criteria. And that quality is not the same for every type of design or every company.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- Colibri, the codec for perfect quality and fast distribution of professional AV over IP
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- IP users value quality, support
- SoCs: Supporting Socketization -> Methodology key to quality
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design