IP Forum highlights challenges to inward investment
IP Forum highlights challenges to inward investment
By Nick Flaherty, EE Times UK
October 1, 2001 (7:52 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0018
Intellectual property rights (IPR) are one of the major challenges in encouraging more inward investment and international collaboration in science and technology, says the UK's science minister, Lord Sainsbury. He was speaking at the first high-technology forum between the UK and South Korea held in this country. He highlighted IPR and access to information as two of the main issues that were holding back collaboration. "Confidence in the security of one's IPR is essential to any such relationship, and so both British and Korean organisations need to be clear about ownership and procedures for handling disagreements," he said. "The loss of confidence is likely to do considerable damage to UK/Korea relations in this area of collaboration if we are not careful." This forum, the second overall, was held in Bristol and saw around 40 representatives of Korean companies talking with UK companies such as BAE Systems and Marconi on topics including nano-technology, photonics, bio-technology and environmental technology. The Korean delegation included representatives from LG and Samsung, as well as government research institutes. It also included Ryu Chang-Moo, deputy minister for the Korean ministry of commerce, industry and energy.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Challenges and Benefits of Low Power Design Verification with CPF for a standalone IP
- The Secret to Building IP at the Cutting Edge
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval