HEVC to the rescue
Atul Verma, Texas Instruments
EDN (January 21, 2014)
No longer confined to watching video on a tethered TV set, consumers have an insatiable appetite for video and they want it anytime, anywhere and on any device. Video traffic has grown tremendously over the last several years and thanks to easy accessibility, this trend is likely to continue unabated in the near future.
Cisco Visual Networking Index (VNI) predicts that by 2017, consumer Internet video traffic will constitute 69 percent of all consumer internet traffic. Sustaining this traffic growth without sacrificing user experience will require a network infrastructure upgrade – unless, we can find a way to squeeze more video in existing network bandwidth.
This is where High Efficiency Video Coding (HEVC) comes in. HEVC is a technology which promises to deliver the same quality video as the widely popular H.264 standard but at roughly half the bandwidth. This article will provide a brief overview of this new compression technology and its expected market adoption.
To read the full article, click here
Related Semiconductor IP
- Video Decoder - AV1, HEVC, AVC, VP9
- Single-core video decoder - AV1, HEVC, AVC, VP9
- Single-core video encoder - AV1, HEVC, AVC
- Single-core video codec - HEVC, AVC
- Single-core video decoder - HEVC, AVC
Related Articles
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- FPGAs - The Logical Solution to the Microcontroller Shortage
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Connecting the Digital World - The Path to 224 Gbps Serial Links
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events