Developing a test plan to make your design HDMI 1.4 compliant
By Li Kai, Agilent Technologies Inc.
Embedded.com (04/12/10, 10:43:00 PM EDT)
For the equipment suppliers, the key in HDMI 1.4 testing is to ensure the product's interoperability to achieve excellent customer experience.
The physical layer consists of three pairs of differential data and one pair of differential clock. Test of the physical layer of HDMI consists of test equipment test, cable test and receiving equipment test.
Besides the physical layer, protocol layer and HDMI's additional Ethernet channel and the audio return channel should be also tested.
These tests could better your knowledge of the tested equipment. If this knowledge is obtained in the early phase of design, the corresponding improvement measures can be executed in time.
As an adopter, you must submit your HDMI products to the ATC of HDMI for validation tests, while Agilent could provide you with supports for the commissioning and characteristic tests before validation.
Profiled in this article paper are the high-speed source equipment, cable and the equipment's electrical tests, the protocol, audio and video tests, and subsequently the details of Ethernet and audio return channel tests (for these are all the additional functions).
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs
- Spirit compliant Platform Design using an IP Repository
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- Wireless HDMI with low-latency, lossless H.264 video codec
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design