How FPGAs, multicore CPUs, and graphical programming are changing embedded design
Sanjay Challa, National Instruments
EETimes (9/5/2012 7:33 PM EDT)
Embedded systems consist of hardware and software components designed to perform a specific function, and often have real-time and/or reliability constraints which go far beyond everyday computing.
To meet these demands on a hardware level, traditional embedded systems generally incorporate microcontrollers, digital signal processors (DSPs), and/or field programmable gate arrays (FPGAs). With regards to software, different languages or tools are traditionally required to program or configure each hardware element. As a result, traditional embedded design teams require members with a diverse multitude of proficiencies in hardware and software design capable of integrating the hardware and software in typical embedded systems.
With the explosion of embedded devices in the past few decades, many improvements have been made in both the hardware components and software tools. However, despite the innovation and growth of both software tools and hardware components, traditional embedded system design approaches have evolved little if at all and are increasingly proving to be a hurdle. Given the increasingly rapid growth of new standards and protocols as well as growing pressure on design teams to deliver to market more quickly, embedded system design is due for a disruptive change in paradigm.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related Articles
- Multicore programming made easy?
- Co-Designed Cache Coherency Architecture for Embedded Multicore Systems
- Overcoming the embedded CPU performance wall
- Make SoCs flexible with embedded FPGA
Latest Articles
- Analog Foundation Models
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- Exclude Smart in Functional Coverage
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection