Embedded flash process enhances performance: Product how-to
Jae Song, Dongbu HiTek
EDN (August 23, 2014)
Mobile phones and tablets have become natural extensions of billions of users worldwide. Considered an essential companion by many, these gadgets continue to push performance limits as they integrate enhanced nonvolatile memory and ever smarter power management. Thanks to a new embedded Flash (eFlash) process, fabless chip designers can now economically integrate better performing nonvolatile memory into mobile chips while conserving power. The new process is especially well suited for embedding flash into Touch Screen Controllers (TSCs) and Micro Controller Units (MCUs).
The graphs that follow detail the key specifications for the new eFlash process at the 0.13 micron node. Fabless chip designers who seek to embed nonvolatile memory would be wise to consider these parameters before releasing their designs to a foundry.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- Flash Memory LDPC
- Parallel FLASH Memory Controller
- Flash Memory LDPC
- Embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability
Related White Papers
- Product how-to: Reliable SoC bus architecture improves performance
- Product How-to: Fully utilize TSMC’s 28HPC process
- Using edge AI processors to boost embedded AI performance
- PRODUCT HOW-TO: Use ARM DBX hardware extensions to accelerate Java in space-constrained embedded apps
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS