Memory system tradeoffs: embedded DRAM in SoCs, Chip-on-Board, multichip packages or memory modules
By Phan Hoang, Virtium Technology
Embedded.com (03/24/09, 01:10:00 AM EDT)
For design engineers developing the next generation motherboards, DRAM memory is becoming a major concern as end-users demand more memory. Software operating systems are getting larger and the applications are demanding more RAM than ever before.
New technologies, such as server virtualization, multi-core processor chips and dense blade servers have all increased the demand for memory. The more processing power you put on a CPU chip, the more you need to support it with memory. System designers are struggling to fit more and more memory onto smaller motherboards.
In making up your mind, it is necessary to consider in the context of your design the answers to the following questions:
Embedded.com (03/24/09, 01:10:00 AM EDT)
For design engineers developing the next generation motherboards, DRAM memory is becoming a major concern as end-users demand more memory. Software operating systems are getting larger and the applications are demanding more RAM than ever before.
New technologies, such as server virtualization, multi-core processor chips and dense blade servers have all increased the demand for memory. The more processing power you put on a CPU chip, the more you need to support it with memory. System designers are struggling to fit more and more memory onto smaller motherboards.
In making up your mind, it is necessary to consider in the context of your design the answers to the following questions:
-
System Memory Sizing: What is the quantity of memory required for all the software applications or data manipulation required from the computer system?
-
Memory Space and Memory Form-Factor Considerations: How much physical space in the computer (SoC, main-board etc..) will be allocated for the memory?
-
ystem Memory Bandwidth: How fast are the processor instructions and data being executed or processed to support the intensity of the computing task?
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- SOC isn't cutting it yet. Is multi-chip package a better answer today?
- SOC Stability in a Small Package
- Apply memory BIST to external DRAMs
- New Power Management IP Solution Can Dramatically Increase SoC Energy Efficiency
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks