Optimization of current-limiting solutions for USB 3.0
By Chun-Pai Hsieh and Ching-Han Yu, Polytronics Technology Corp., Taiwan
Planet Analog (Apr 06, 2009)
Abstract
In addition to transfer speed enhancement in USB 3.0, the requirement for power supply is also increased to meet various peripheral demands. The article introduces the Polymeric Positive Temperature Coefficient (PPTC) device, which is an over-current protection device often used in the industry, and compares it with low-voltage solid-state switch for USB 3.0 applications. It also looks at power delivery in USB 3.0, and differences compared to USB 2.0 are explained, along with how PPTC devices can be used for over-current protection.
Planet Analog (Apr 06, 2009)
Abstract
In addition to transfer speed enhancement in USB 3.0, the requirement for power supply is also increased to meet various peripheral demands. The article introduces the Polymeric Positive Temperature Coefficient (PPTC) device, which is an over-current protection device often used in the industry, and compares it with low-voltage solid-state switch for USB 3.0 applications. It also looks at power delivery in USB 3.0, and differences compared to USB 2.0 are explained, along with how PPTC devices can be used for over-current protection.
To read the full article, click here
Related Semiconductor IP
- USB Super-speed+ PHY
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.1 Host Controller Multiport
Related Articles
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
- USB 3.0 is poised to shift the PC and storage markets
- Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment
- Design optimization of flip-chip packages integrating USB 3.0
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension