Concurrent hardware/software development
By M. Buckley
Embedded System Engineering
www.esemagazine.co.uk
Matt Buckley describes a methodology to give software developers access to working emulations of IP blocks generated from the system specification – allowing software and hardware development to proceed concurrently.
Many designers recognise the need to concurrently develop system software and hardware. There are many tools now available that allow a system architect to specify a system design independent of the hardware/software division. However, before implementation can begin a division between the hardware and the software must be specified. At this point the development of software and hardware generally follow separate paths. The hardware and software designers will both be given a copy of the system specification created by the system architect. The hardware and software are then developed independently from each other. The hardware designers verify their design via simulation with test benches that they develop based on the system specification. Similarly the software designers use the system specification to create an abstract model of the hardware system. This abstract model is then used to develop the software design.
Read more ...
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- USB Host IP-Core Hardware and Software Concurrent Development
- Concurrent hardware/software development
- Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
- Improving Software Driver Development and Hardware Verification Productivity using Virtual Platforms
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval