Concealable physical unclonable functions using vertical NAND flash memory
By Sung-Ho Park 1, Ryun-Han Koo 1, Yeongheon Yang 2, Jiseong Im 1, Jonghyun Ko 1 & Jong-Ho Lee 1
1 Department of Electrical and Computer Engineering and Inter-university Semiconductor Research Center, Seoul National University, Seoul, Republic of Korea.
2 Research and Development Division, SK hynix Inc., Icheon, Republic of Korea.
Abstract
Physical Unclonable Functions (PUFs) can address the demand for enhanced hardware security. Vertical NAND (V-NAND) flash memory is the most commercialized non-volatile memory. However, it has been optimized to reduce cell-to-cell variation for stable data storage, which presents challenges for its application as a PUF, as PUFs inherently rely on such variations. Here, we propose a concealable PUF using V-NAND flash memory by generating PUF data through weak Gate-Induced-Drain-Leakage (GIDL) erase. The differences in doping depth among V-NAND strings arising from the fabrication cause variations in GIDL erase performance. The resulting V-NAND PUF demonstrated ideal security characteristics while maintaining 100% accuracy under variations in read count and temperature. Concealment is achieved by overwriting the PUF data with other data, and perfect conceal-reveal characteristics are maintained over 102 cycles. Concealable V-NAND PUF not only prevents attacks when the PUF is not in use but also allows the memory to be utilized as storage.
To read the full article, click here
Related Semiconductor IP
- Digital PUF IP
- PUF IP
- PUF FPGA-Xilinx Premium with key wrap
- PUF FPGA-Xilinx Base
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
Related White Papers
- NAND Flash memory in embedded systems
- NOR continues to battle NAND flash memory in the handset
- Insights using NAND flash in portable designs
- Use NAND Flash for cost, density and performance advantages for mobile handsets
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS