Careful IP Integration Key to First-Pass Silicon
Vamshi Krishna, Sr. FAE & IP Solutions Manager, Open-Silicon
EETimes (4/25/2016 00:00 AM EDT)
Follow these four aspects of IP integration to allow first-pass ASIC silicon when using IP from multiple vendors.
Most ASIC companies today rely on third-party IP in building a custom ASIC/SoC. While ensuring convenience in terms of flexibility, schedule, and cost effectiveness, however, this approach can also present challenges. IP companies, although they adhere to common Industry standards, typically follow different IP development processes, apply different quality benchmarks, and provide different deliverables. The fact that each IP block is unique with respect to its function creates even more differentiation. All this variability makes it difficult to assemble an ASIC using IP from multiple sources and achieve first-pass silicon.
It is possible to achieve first-pass silicon, however, by following a careful integration process. Here are four aspects that ASIC design companies have to consider when using IP blocks from different vendors.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Mastering Key Technologies to Realize the Dream - M31 IP Integration Services
- The common silicon issues in analog IP integration
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- SoCs: Design tools -> Configurability is key to IP integration
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor