Bluetooth to reach $4.4 billion chip potential in 2005, says report
Bluetooth to reach $4.4 billion chip potential in 2005, says report
By Semiconductor Business News
April 25, 2001 (9:22 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010425S0013
SCOTTSDALE, Ariz.--Despite a number of setbacks--including product delays, an economic slowdown, and a wave of negative reports--the Bluetooth wireless connection format is still expected to grow to 955 million units in 2005, according to a new report from Cahners In-State Group here. The research firm said the five-year compound annual growth rate for Bluetooth will still be at a highly respectable 360% between now and 2005. Moreover, the semiconductor potential in Bluetooth will reach $4.4 billion in 2005, said the market research company. The year 2000 was "a year of trials and tribulations for Bluetooth," said Joyce Putscher, director of the Consumer and Converging Markets and Technologies Group at In-Stat. "However, positive signs are here as more silicon is going into production, more products are closing in on production schedules and are coming to market very soon." In-Stat said the first "hot spot" projects have already appeare d in hotels, shopping malls, golf courses, airports, and more are expected to come to fruition by the end of the year.
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- 10-Gbit Ethernet revenues to reach $3.6 billion by '04, says Dataquest
- System-on-chip market to hit 1.3 billion units in 2004, says new report
- IP market to drive chip recovery, says report
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor