Blistering traffic speeds: a detailed look inside PCI Express
Steve Kolokowsky and Trevor Davis, Cypress Semiconductor
Oct 24, 2005 (10:48 PM)
CommsDesign
PCI Express is an implementation of the PCI computer bus that uses existing PCI programming concepts and communications standards, based on a much faster serial communications system. In fact, PCI Express is a scalable bus that provides as little as 250Mbytes/second at a 2.5Ghz signaling rate up to 8Gbytes/second in the first spec revision. Higher bandwidths can be achieved by increasing clock speed or bus width.
This technology, like many other bus protocols, uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry information from a transmitting component to a receiving component (See Figure 1). As transmitted packets flow through each layer, they are modified to contain additional information necessary to handle packets at those layers
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
- With StarFabric as an on-ramp, the PCI Express Advanced Switching is ready
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks