Analog IP to protect SoC from side-channel attacks
By Chris Morrison, Agile Analog
Planet Analog (August 16, 2023)
The frequency and severity of side-channel attacks (SCAs) have been accelerating for some time. Hackers are now looking beyond software and they are attempting to compromise chips, as these can yield valuable information and the hassle of navigating software security can be avoided.
Across the globe, there are growing concerns about SCAs. Which type of applications are susceptible to SCAs? How can SCAs be spotted? This article focuses on voltage-centric side-channel attacks and outlines key functions of an analog IP for a voltage glitch detection solution.
Voltage side-channel attacks are becoming a popular method used by hackers to target chips. This is when malicious individuals aim to gain direct access to electronics and use glitching techniques to weaken the system. The security breaches that occur because of a successful SCA can reveal a significant quantity of sensitive information and leave the system on chip (SoC) in an extremely vulnerable position.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- What tamper detection IP brings to SoC designs
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- How to manage changing IP in an evolving SoC design
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design