Analog IP to protect SoC from side-channel attacks
By Chris Morrison, Agile Analog
Planet Analog (August 16, 2023)
The frequency and severity of side-channel attacks (SCAs) have been accelerating for some time. Hackers are now looking beyond software and they are attempting to compromise chips, as these can yield valuable information and the hassle of navigating software security can be avoided.
Across the globe, there are growing concerns about SCAs. Which type of applications are susceptible to SCAs? How can SCAs be spotted? This article focuses on voltage-centric side-channel attacks and outlines key functions of an analog IP for a voltage glitch detection solution.
Voltage side-channel attacks are becoming a popular method used by hackers to target chips. This is when malicious individuals aim to gain direct access to electronics and use glitching techniques to weaken the system. The security breaches that occur because of a successful SCA can reveal a significant quantity of sensitive information and leave the system on chip (SoC) in an extremely vulnerable position.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- What tamper detection IP brings to SoC designs
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- How to manage changing IP in an evolving SoC design
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor