What tamper detection IP brings to SoC designs
By Chris Morrison, Agile Analog
Planet Analog | April 1, 2025
The growing complexity and frequency of security threats facing organizations across the globe has transformed opinion about what’s needed to keep devices secure. Modern system-on-chips (SoCs) take a ‘Zero Trust’ approach, assuming that no user, device or application is inherently trustworthy. In parallel to this approach, complementary solutions, including anti-tamper measures, are increasingly important.
Analog IPs such as clock, voltage and temperature monitors are all crucial components for tamper detection within ICs, helping to identify suspicious behavior or physical manipulation that could compromise critical infrastructure and expose sensitive information.
Tamper detection
Security threats are becoming more advanced than ever before, as attackers are discovering new techniques to exploit vulnerabilities. The secure area within a microprocessor and an SoC involves sensitive computations, so these can be especially vulnerable. There has been a surge in physical attacks, such as clock and voltage glitching, side-channel attacks and tampering incidents.
Until recently, digital anti-tamper solutions have been used in all but the most secure systems. However, these digital solutions come with compromises in their ability to detect all kinds of tamper attacks and could be impacted by reduced accuracy or increased false positives when there are variations in process, voltage, or temperature.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related White Papers
- Real-Time Face Detection Using Six-Segmented Rectangular Filter (SSR Filter)Real-Time Face Detection Using Six-Segmented Rectangular Filter (SSR Filter)
- A 0.79-mm2 29-mW Real-Time Face Detection IP Core
- Anti tamper real time clock (RTC) - make your embedded system secure
- Design guidelines for embedded real time face detection application
Latest White Papers
- RISC-V basics: The truth about custom extensions
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions