Implementing LTE on FPGAs
By Rob Payne, Xilinx
dspdesignline.com (February 06, 2009)
The next generation of the 3GPP wireless standard is called long-term evolution (LTE). It provides a leap in performance and a complete move to packet-based processing. In the physical (PHY) level of the LTE specification, specific challenges exist when dealing with higher data throughput rates, as well as the move to OFDM (orthogonal frequency-division multiplexing) for transmission.
Xilinx has developed – or is in the process of developing – several new or revised DSP LogiCORE solutions to meet the demands of the new specification. With such blocks it is critical not only to verify them as stand-alone blocks, but also to validate them in real systems with real-world data. The Xilinx 3GPP downlink reference design provides this validation, as well as providing a reference to customers about how to use the blocks.
The higher data rate in LTE places increased processing demands on all parts of the system: increased DSP hardware processing in the baseband, increased software processing to implement the higher layers of the UMTS protocol stack, and increased I/O communication bandwidth to accept packets and pass data to remote radio-heads.
In this article, I'll review some of the new features of the LTE specification and how Xilinx Virtex-5 FXT devices address the increased processing demands of LTE through its tight integration of microprocessor subsystem, DSP-enhanced FPGA fabric, and high-speed communication links.
To read the full article, click here
Related Semiconductor IP
- ASIC IP-core for very-high-throughput decoding (>20G) of 3GPP 5G Release 15
- High bit rate Turbo Decoder core for 3GPP LTE/ LTE A
- Polar Encoder / Decoder for 3GPP 5G NR
- Ultra-Compact 3GPP Cipher Core
- LDPC Encoder / Decoder for 3GPP 5G NR
Related White Papers
- LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage
- Flexible Embedded Processors for Developing Multi-Standard OFDM Broadcast Receivers
- VLSI implementation of OFDM modem
- Accelerating Architecture Exploration for FPGA Selection and System Design
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design