Implementing LTE on FPGAs
By Rob Payne, Xilinx
dspdesignline.com (February 06, 2009)
The next generation of the 3GPP wireless standard is called long-term evolution (LTE). It provides a leap in performance and a complete move to packet-based processing. In the physical (PHY) level of the LTE specification, specific challenges exist when dealing with higher data throughput rates, as well as the move to OFDM (orthogonal frequency-division multiplexing) for transmission.
Xilinx has developed – or is in the process of developing – several new or revised DSP LogiCORE solutions to meet the demands of the new specification. With such blocks it is critical not only to verify them as stand-alone blocks, but also to validate them in real systems with real-world data. The Xilinx 3GPP downlink reference design provides this validation, as well as providing a reference to customers about how to use the blocks.
The higher data rate in LTE places increased processing demands on all parts of the system: increased DSP hardware processing in the baseband, increased software processing to implement the higher layers of the UMTS protocol stack, and increased I/O communication bandwidth to accept packets and pass data to remote radio-heads.
In this article, I'll review some of the new features of the LTE specification and how Xilinx Virtex-5 FXT devices address the increased processing demands of LTE through its tight integration of microprocessor subsystem, DSP-enhanced FPGA fabric, and high-speed communication links.
To read the full article, click here
Related Semiconductor IP
- Ultra-Compact 3GPP Cipher Core
- Polar Encoder / Decoder for 3GPP 5G NR
- LDPC Encoder / Decoder for 3GPP 5G NR
- 3GPP KASUMI f8 and f9 cores
- 3GPP Kasumi Accelerators
Related White Papers
- LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage
- Flexible Embedded Processors for Developing Multi-Standard OFDM Broadcast Receivers
- VLSI implementation of OFDM modem
- How to tackle serial backplane challenges with high-performance FPGA designs
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY