Creating the Xilinx Zynq-7000 Extensible Processing Platform
Larry Getman, Xilinx
EETimes (10/17/2011 5:13 PM EDT)
In March of 2011, Xilinx officially announced the first four devices of its new 28nm Zynq-7000 Extensible Processing Platform (EPP) family. Each of these devices merges an ARM dual-core Cortex-A9 MPCore processing system with a NEON media engine and a double-precision floating-point unit on the same IC, along with Level 1 and Level 2 caches, memory controllers, large programmable-logic blocks and a slew of commonly used peripherals. Creating a device that offers design teams the broadest range of programmable options has been a challenging process, but also a highly rewarding one.
Microprocessors aren’t new to the FPGA world. In fact, FPGA vendors have been offering various types of processors for their FPGAs ever since FPGA transistor counts grew big enough to accommodate them. In the late 1990s FPGA vendors started offering soft cores (8-bit, 16-bit and then 32-bit processor cores in Verilog or VHDL, or as prerouted netlists) that hardware designers could program into FPGAs with synthesis and place-and-route tools. Then, in the early 2000s, Moore’s Law made enough transistor real estate available to allow FPGA vendors to implement microprocessors in the silicon itself, next to programmable-logic blocks. Implementing cores in the fabric itself saves space on the chip for programmable logic, speeds processing and overall performance of the chip, and lowers power. Xilinx used this method when it implemented PowerPC processors in derivatives of its Virtex-4 and Virtex-5 devices. Those FPGAs continue to be very successful in some markets, but the company felt the need to take the concept to the next level, with a fully encapsulated processing system that appeals to a wider audience than just hardware designers.
These PowerPC-based FPGAs formed the groundwork for the new technology that Xilinx believes will prove revolutionary in the electronics industry—a device that will make such an impact that it will create an entirely new class of semiconductor product. We call it the Extensible Processing Platform (EPP).
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- Programmable network processing blade needed in switching platform
- A configurable FPGA-based multi-channel high-definition Video Processing Platform
- Zynq-7000 EPP sets stage for new era of innovations
- Enhancing Verification through a Highly Automated Data Processing Platform
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference