Viewpoint -- USB 3.0: Not just for wired apps
Eric Huang, Synopsys
EETimes (9/20/2012 10:36 AM EDT)
The need to deliver faster, power efficient data transfers on every device is more evident than ever. NetGear, for example, recently demonstrated a commercially available Wi-Fi-AC router and adapter running at 1.2 gigabits per second (Gbps). Given that consumers want to move terabytes of video and photos through their homes and into the cloud., minimizing power consumption is the No. 1 design challenge.
USB 2.0 remains the standard for wired data transfer, but designers implementing Wi-Fi and Long Term Evolution (LTE) systems-on-chip (SoCs) are switching from USB 2.0 to USB 3.0. Why? Because USB 2.0 effective throughputs are only about 0.35 Gbps and USB 2.0 consumes more power per megabyte than USB 3.0.
“Fine,” you say. “Designers should use USB 3.0 for physical ports, but my product sends and receives data wirelessly. What do I need it for?”
If your product will hit the market in 2014 and 2015, pay attention:
- Wi-Fi and LTE speeds will exceed 1 Gbps, which is 3 to 5x faster than USB 2.0
- Consumers will demand faster data access from peripheral devices and in-home clouds
- USB 3.0 enables lower power consumption than standard USB 2.0 PHYs by using an M-PHY with SuperSpeed Interchip (SSIC)
To read the full article, click here
Related Semiconductor IP
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
- USB 3.0 SSPHY, GF22FDSOI x1, North/South (vertical) poly orientation
- USB 3.0 SSPHY - UMC 65LL x1
Related White Papers
- Optimization of current-limiting solutions for USB 3.0
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
- USB 3.0 is poised to shift the PC and storage markets
- Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience