The Role of Interconnection in the Evolution of Advanced Packaging Technology
By Ki-ill Moon, Head of PKG Technology Development, SK hynix (August 18, 2023)
Intel co-founder Gordon Moore famously predicted that the number of transistors on a chip would double every one to two years. Known as Moore’s Law, this forecast held true until recently thanks to developments in pattern-miniaturization technology. However, Moore’s Law may no longer be valid as technological advancements have reached their limits and costs have risen from the use of expensive equipment such as extreme ultraviolet (EUV) lithography systems. Meanwhile, there is still great market demand for ever-improving semiconductor technologies. To bridge this gap in technological advancement and meet the semiconductor market’s needs, one solution has emerged: advanced semiconductor packaging technology.
Although advanced packaging is highly complex and involves a wide mixture of technologies, interconnection technology remains at its core. This article will cover how packaging technology has evolved and SK hynix’s recent efforts and accomplishments in helping to advance the field.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related White Papers
- The rise of FPGA technology in High-Performance Computing
- The role of cache in AI processor design
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
Latest White Papers
- e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
- How to design secure SoCs, Part II: Key Management
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
- Data Movement Is the Energy Bottleneck of Today’s SoCs