Software patents push design registration limits
![]() |
Software patents push design registration limits
By Chris Edwards, EE Times UK
May 12, 2002 (6:56 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020510S0016
Changes to the way that designs can be registered and protected have led to a small increase in the number of designs that are being lodged with the Patent Office (PO). But some designers and companies have taken advantage of the new rules to extend what can be protected. Part of the problem is that the Registered Designs Act, based on the EU Design Directive, still only applies to the external look of a product, not internal elements such as circuit boards. Internal elements are protected by non-registered schemes such as copyright. But since December, it has become possible to register external designs that do not have some form of aesthetic appeal, opening up registration to industrial equipment designers. It is a move that lawyers such as Boult Wade Tennant are using to promote design registration as an adjunct to copyright and patent protection. According to Jeremy Philpott, marketing executive for the PO, some designers have taken adva ntage of the fact that it is now possible to register the look of software and icons. He said: "Some registrations have pushed the boundaries. Previously, when someone wanted to protect an icon, they needed to register an entire screen bearing the icon. Now the law protects the pattern." But in terms of number of registrations, Philpott said: "It's very much business as usual." Sarah Merrifield, partner with Boult Wade Tennant, says there is a restriction on an industrial product design if its look is determined entirely by what it does. "Then it is not registrable. It can be functional but [its look] must not be dictated by function," she said. Internal structures and components can still be protected by unregistered rights, says Merrifield, but deliberate copying has to be proved. The advantage of registered designs is that they can be protected against accidental similarities.
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Managing the complexity of embedded software development through design automation tools
- Design patterns in SystemVerilog OOP for UVM verification
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- Automotive Design Needs Efficient Verification to Survive
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core