Semiconductor options for real-time signal processing
By Leon Adams, Texas Instruments -- EDN, 11/25/2004
Designers of real-time-signal-processing systems face lots of options and an ever-changing technology landscape.
If a universal semiconductor component existed that could allow engineers to realize every real-time-signal-processing system with optimum price, performance, power and function, then selection would be automatic. However, the reality is that designers of such systems must carefully evaluate many device options within a continually changing technology landscape. Although engineers typically associate real-time signal processing with programmable DSPs, the market today has many options. Designers face myriad core technologies, all of which claim to be the best for executing real-time operations for a given application. An engineer's task is choosing what delivers the best mix of performance, size, power consumption, features, and development tools—all without breaking the budget.
Of the chief candidates for real-time signal processing, this article examines the benefits of these technologies, including ASICs, ASSPs, (application-specific signal processors), FPGAs, and RISC processors, and compares the design trade-offs among them.
Click here to read more ....
Related Semiconductor IP
- Lightweight and Configurable Root-of-Trust Soft IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
Related White Papers
- A Time for Rebalancing Global Patent Strategies in the Semiconductor Market?
- IP-based Toolbox for Digital Signal Processing Reuse: Application to Real-time Spike Sorting
- Optimizing embedded software for real-time multimedia processing
- Reconfiguring Design -> Reconfigurable computing aims at signal processing
Latest White Papers
- How NoC architecture solves MCU design challenges
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- Memory Safety Features Impact on Ibex based processor area
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- Learning Cache Coherence Traffic for NoC Routing Design