Reduce Time to Market for FPGA-Based Communication and Datacenter Applications
Joe Mallet, Synopsys
EETimes (9/13/2017 03:50 PM EDT)
As FPGA-based realizations become bigger and more complex, synthesis tools that deliver an automated flow are the obvious choice for creating optimized designs in a timely manner.
The market is changing for FPGAs due to advancements in low power, high performance, and lower cost, all of which are increasing FPGA adoption into datacenter applications like network switches, CPUs, and network acceleration.
The growing need for FPGAs in these types of applications is being driven by the fact that they can achieve the desired processing throughput and latency requirements. With increasing amounts of data to process from very large data sets, FPGAs are a good fit to handle the acceleration required by these types of applications. While the flexibility of FPGAs is an advantage for FPGA designers, it also poses challenges in that -- in addition to the hardware -- the designers must implement the drivers, software, and application layers for these applications. Furthermore, they will need to achieve the best quality of results (QoR) for performance and area, accelerated runtimes, and deep debug to help accelerate system design and get to the market quickly.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
Related White Papers
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Methodology to reduce Run Time of Timing/Functional Eco
- Selection of FPGAs and GPUs for AI Based Applications
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models